PDF Embedded systems contain several layers of target processing abstraction. These layers include electronic circuit, binary machine code, mnemonic assembly code, and high-level procedural. If a hardware breakpoint triggers inside ring 0 code, the debugger will stop, but not exactly when the data write happens - it will stop after execution transitions back to ring 3 code. In practice, this is not a problem at all: When the breakpoint triggers, it's usually quite easy to figure out what happened.
I'd like to understand how HBP's works,
Can you tell me how to set hardware breakpoints using assembly?
user615741user615741
closed as not a real question by user711998, Chris Eberle, Bo Persson, John Saunders, Jay RiggsMay 20 '11 at 20:11
It's difficult to tell what is being asked here. This question is ambiguous, vague, incomplete, overly broad, or rhetorical and cannot be reasonably answered in its current form. For help clarifying this question so that it can be reopened, visit the help center. If this question can be reworded to fit the rules in the help center, please edit the question.
1 Answer
Which kind of hardware breakpoint do you mean? There are the type set with 80x86 debug registers. There are micro controllers with a JTAG interface which allow full speed execution and hardware breakpoints. And there is the breakpoint possible with dedicated external hardware, most often an In-Circuit Emulator or ICE.
![(out (out](/uploads/1/2/5/5/125502698/819880503.png)
Each has a specific mechanism for setting up a breakpoint. The links I provided should get you started.
wallykwallyk
Not the answer you're looking for? Browse other questions tagged assembly or ask your own question.
- 3Table of Contents
- 17Introduction
- 18Features
- 19Chip-Level Features
- 20Module Features
- 21On-Chip SRAM
- 22System Integrity Support
- 23Analog-to-Digital Converter Module (ADC)
- 24Low-side Driver (LSDRV)
- 25Debugger (DBG)
- 26Family Memory Map
- 29Part ID Assignments
- 32Power Supply Pins
- 34Device Pinouts
- 35MC9S12VRP Pinout 48-Pin LQFP
- 39Modes of Operation
- 40Security
- 41Interrupt Vectors
- 43Effects of Reset
- 44ADC Special Conversion Channels
- 45CPMU High Temperature Trimming
- 47Chapter 2
- 48Introduction
- 50Features
- 51External Signal Description
- 56Memory Map and Register Definition
- 57Register Map
- 61Device Specific PIM Registers
- 68PIM Generic Registers
- 74PIM Generic Register Exceptions
- 82Functional Description
- 83Registers
- 85Pull Devices
- 87High-Voltage Input
- 89Initialization and Application Information
- 90Over-Current Protection On PP2 and PP0
- 93Introduction
- 94Features
- 95External Signal Description
- 96Register Descriptions
- 100Functional Description
- 104Unimplemented and Reserved Address Ranges
- 105Prioritization of Memory Accesses
- 107Introduction
- 108Features
- 110Modes of Operation
- 113S12CPMU_UHV_V8 Block Diagram
- 115Signal Description
- 116VSS— Ground Pin
- 117Memory Map and Registers
- 119Register Descriptions
- 153Functional Description
- 155Startup From Reset
- 156Stop Mode Using PLLCLK As Source of the Bus Clock
- 158External Oscillator
- 159System Clock Configurations
- 160Resets
- 161Description of Reset Operation
- 162Oscillator Clock Monitor Reset
- 164Power-On Reset (POR)
- 165Description of Interrupt Operation
- 166Initialization/Application Information
- 167MC9S12VRP Family Reference Manual Rev. 1.3 NXP Semiconductors
- 169Introduction
- 170Modes of Operation
- 171Block Diagram
- 172Register Descriptions
- 176Family ID Assignment
- 177BDM Hardware Commands
- 178Standard BDM Firmware Commands
- 179BDM Command Structure
- 181BDM Serial Interface
- 184Serial Interface Hardware Handshake Protocol
- 186Hardware Handshake Abort Procedure
- 189SYNC — Request Timed Reference Pulse
- 190Serial Communication Time Out
- 193Introduction
- 194Overview
- 195Modes of Operation
- 196External Signal Description
- 197Register Descriptions
- 214Functional Description
- 215Comparator Modes
- 219Match Modes (Forced or Tagged)
- 220State Sequence Control
- 221Trace Buffer Operation
- 227Tagging
- 228Breakpoints
- 230Application Information
- 231Scenario 3
- 233Scenario 5
- 234Scenario 8
- 237Introduction
- 238Modes of Operation
- 239External Signal Description
- 240Functional Description
- 241Reset Exception Requests
- 242Initialization/Application Information
- 248Block Diagram
- 249Signal Description
- 252Register Descriptions
- 268Functional Description
- 270Resets
- 271Introduction
- 272Block Diagram
- 273PWM7 - PWM0 — PWM Channel 7 - 0
- 287Functional Description
- 291PWM Channel Timers
- 299Resets
- 300Interrupts
- 301Introduction
- 302Features
- 303Block Diagram
- 304External Signal Description
- 305Register Descriptions
- 317Functional Description
- 318Infrared Interface Submodule
- 319Data Format
- 320Baud Rate Generation
- 321Transmitter
- 326Receiver
- 334Single-Wire Operation
- 335Loop Operation
- 336Modes of Operation
- 339Recovery From Wait Mode
- 341Introduction
- 342Block Diagrams
- 343Memory Map and Register Definition
- 354Functional Description
- 355Prescaler
- 356Input Capture
- 357Resets
- 359Introduction
- 360Modes of Operation
- 361External Signal Description
- 362Memory Map and Register Definition
- 363Register Definition
- 365HSDRV2C Slew Rate Control Register (HSSLR)
- 366Reserved Register
- 367HSDRV2C Status Register (HSSR)
- 368HSDRV2C Interrupt Enable Register (HSIE)
- 369HSDRV2C Interrupt Flag Register (HSIF)
- 370Over-Current Shutdown
- 371Introduction
- 372Modes of Operation
- 373External Signal Description
- 375Register Definition
- 376LSDRV Configuration Register (LSCR)
- 377Reserved Register
- 378LSDRV Status Register (LSSR)
- 379LSDRV Interrupt Enable Register (LSIE)
- 380LSDRV Interrupt Flag Register (LSIF)
- 381Functional Description
- 383Introduction
- 384Block Diagram
- 385External Signal Description
- 387Register Definition
- 388LS2DRV Configuration Register (LS2CR)
- 389Reserved Register
- 390LS2DRV Interrupt Enable Register (LS2IE)
- 391LS2DRV Interrupt Flag Register (LS2IF)
- 392Functional Description
- 393Features
- 395Memory Map and Register Definition
- 402Interrupts
- 403Introduction
- 404Modes of Operation
- 406External Signal Description
- 407Memory Map and Register Definition
- 408Register Descriptions
- 415Functional Description
- 416Modes
- 419Interrupts
- 422Application Information
- 425Introduction
- 426Block Diagram
- 427VSUP — Voltage Supply Pin
- 428Register Descriptions
- 433Functional Description
- 434Interrupts
- 437Chapter 18
- 438Introduction
- 439Features
- 440External Signal Description
- 441Memory Map and Registers
- 445Register Descriptions
- 464Functional Description
- 469Allowed Simultaneous P-Flash and D-Flash Operations
- 470Flash Command Description
- 484Interrupts
- 485Wait Mode
- 486Unsecuring the MCU in Special Single Chip Mode Using BDM
- 487Mode and Security Effects On Flash Command Availability
- 489A.1 General
- 490A.1.2 Pins
- 491A.1.4 Absolute Maximum Ratings
- 492A.1.5 ESD Protection and Latch-up Immunity
- 494A.1.6 Recommended Capacitor
- 495A.1.8 Power Dissipation and Thermal Characteristics
- 497A.2 General Purpose I/O Characteristics
- 500A.2.1 High Voltage Inputs (HVI) Characteristics
- 503B.1 VREG Electrical Specifications
- 504B.2 Reset and Stop Timing Characteristics
- 505B.3 OSC Electrical Specifications
- 508C.1 ADC Operating Characteristics
- 511C.2 ADC Analog Input Parasitics
- 512C.3.1 ADC Accuracy Definitions
- 515D.1 Static Characteristics
- 516D.2 Dynamic Characteristics
- 517E.1 Static Electrical Characteristics
- 518E.2 Dynamic Electrical Characteristics
- 520F.1 LSDRV Static Characteristics
- 521F.2 LSDRV Dynamic Characteristics
- 522G.1 Operating Characteristics
- 523H.1 Static Electrical Characteristics
- 524H.2 Dynamic Electrical Characteristics
- 525I.1 NVM Timing Parameters
- 527I.2 NVM Reliability Parameters
- 529Appendix J
- 530Package Information
- 533Appendix K
- 534Ordering Information
- 535L.1 0X0000-0x0009 Port Integration Module (PIM) Map 1 of 4
- 536L.4 0X000E-0x000F Reserved
- 537L.7 0X001A-0x001B Part ID Registers
- 538L.10 0X0030-0x0033 Reserved
- 539L.12 0X0040-0x006F Timer Module (TIM0) Map
- 540L.13 0X0070-0x009F Analog to Digital Converter (ATD) Map
- 542L.14 0X00A0-0x00C7 Pulse Width Modulator 6-Channels (PWM) Map
- 543L.15 0X00C8-0x00CF Serial Communication Interface (SCI0) Map
- 545L.16 0X00D0-0x00D7 Serial Communication Interface (SCI1) Map
- 546L.18 0X0120 Interrupt Vector Base Register
- 547L.19 0X0140-0x0147 High Side Drivers (HSDRV2C)
- 548L.22 0X0170-0x0177 Supply Voltage Sense (BATS)
- 549L.23 0X0178-0x017F Current Sense Amplifier (ISENSE)
- 551L.25 0X0240 -0X027F Port Integration Module (PIM) Map 4 of 4
- 554L.26 0X02F0-0x02FF Clock and Power Management Unit (CPMU) Map 2 of 2